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A microcontroller determines bandwidth requested by the 
plurality of channels, as well as the bandwidth available, and 
meters out the available bandwidth on a statistical basis. The 
microcontroller by nature functions as an asynchronous 
5 device, and therefor drives a master input erasable program- 
mable logic device (EPLD), whose function is precisely 
known for each clock cycle. The master input EPLD controls 
the apportionment of data packets onto a main bus. The data 
from the main bus, now multiplexed with varying data packet 
i o  lengths, is then error correction encoded, randomized, and 
interleaved, converted into serial form, and transmitted over a 
radio frequency transmission link. 
These and other features and advantages of this invention 
will be readily apparent to those skilled in the art. 
15 
BRIEF DESCRIPTION OF THE DRAWINGS 
1 
DOWNLINK DATA MULTIPLEXER 
The invention described herein were made by employee(s) 
under contract with the United States Government and may 
be manufactured and used by or for the Government of the 
United States ofAmerica for governmental purposes without 
the payment of any royalties thereon or therefor. 
FIELD OF THE INVENTION 
The present invention relates generally to the field of data 
communications and, more particularly, to a statistical mul- 
tiplexer that provides flow control to its inputs. 
BACKGROUND OF THE INVENTION 
The multiplexing of a plurality of signals for transmission 
via a single transmission medium is common practice in the 
art. In particular for digital systems, a number of digital 
signals are multiplexed by assigning a predetermined propor- 
tion of the total bit rate available in the transmission medium 
to each of the signals that it is desired to transmit. The pro- 
portion of the available bit rate assigned to each signal is 
typically fixed in each system. 
However, in multi-channel systems, often the bit rate 
required by different channels varies substantially from the 
bit rate required of other channels. 
For example, Schmitz, U.S. Pat. No. 6,301,250, describes 
combining a time division multiplexed (TDM) signal into one 
or more “transmission capacity assigned” ATM channel(s). 
The input channels are assigned a fixed rate, so that if the bit 
stream from one channel far exceeds that of another, the 
system does not accommodate the difference. Further, no 
flow control for the different channels is provided. 
Budge et al., U.S. Pat. No. 6,219,359, describes a device 
that adjusts the distribution of the bit rate allocation in 
response to differences between the indicated picture quality. 
However, the system described does not control the flow of 
data of different data types, such as for example bit streams 
and digital camcorders or video tape recorders, and does not 
provide flow control to reallocate bandwidth to throttle vari- 
ous channels up and down to fill up an existing transmission 
link. 
Thus, there remains a need for a data transmission system 
which statistically controls the allocation of bandwidth to 
various transmission channels to most efficiently utilize the 
transmission link. Further, there remains a need for such a 
digital data transmission system which can accommodate a 
plurality of data types, such as for example bit stream and data 
packets and digital video data. Further, there remains a need 
for a system which controls the flow of data in a plurality of 
data channels by reducing the data flow in one channel while 
permitting increased data flow from another channel in 
response to the quantity of data to be transmitted. The present 
invention is directed to filling these and other needs in the art. 
SUMMARY OF THE INVENTION 
The present invention provides a data multiplexer which 
accommodates both industry standard CCSDS data packets 
and bits streams and standard IEEE 1394 data. Heretofore, 
IEEE 1394 video image packets were only transmittable over 
direct links (Le. equipment connected by cabling). The mul- 
tiplexer provides a statistical allotment of band width to the 
channels in turn, preferably four, but expandable in incre- 
ments of four up to sixteen. 
So that the manner in which the above recited features, 
advantages and objects of the present invention are attained 
20 and canbeunderstoodindetail, more particular descriptionof 
the invention, briefly summarized above, may be had by 
reference to embodiments thereof which are illustrated in the 
appended drawings. 
FIG. 1 is a schematic illustration of the environment in 
FIG. 2 is block diagram of multiplexer of the present inven- 
tion. 
FIG. 3 is block diagram of an input channel circuit for the 
CCSDS packets and bit stream channels of the multiplexer of 
FIG. 3A is a diagram that shows the relationship between 
FIG. 3B is a schematic of a set of panel controls and 
FIG. 4 is a is block diagram of an input channel circuit for 
FIG. 4A is a diagram that shows the relationship between 
FIG. 4B is a schematic of a set of panel indicators for the 
FIG. 5 is a block schematic diagram of a data formatting 
FIG. 5A is a frame diagram to illustrate a handshake opera- 
FIG. 6 depicts the logic flow, or sequence of events, in the 
25 which the present invention finds application. 
30 FIG. 2. 
packets and frames for the circuit of FIG. 3. 
indicators for the circuit of FIG. 3. 
the IEEE 1394 packet channel 3 of the multiplexer. 
packets and frames for the circuit of FIG. 4. 
35 
40 circuit of FIG. 4. 
portion of the multiplexer. 
tion of the invention. 
operation of the data formatting of FIG. 5 
45 
DETAILED DESCRIPTION OF A PREFERRED 
EMBODIMENT 
50 
FIG. 1 depicts a stylizedview ofa communications system 
10 in which the present invention may find application, 
although it is to be understood that the invention herein 
described is broadly applicable to other data multiplexing 
55 scenarios. The system 10 includes a space shuttle 12, on 
which the multiplexer of the invention is included, for trans- 
mission of digital signals over a transmission link 14 to an 
antenna 16 at a ground station 18, for example, on the face of 
the earth 19. The ground station 18 further includes a demul- 
60 tiplexer (not shown) for the reconstruction of digital signals 
sent from the shuttle 12, and operates substantially in a 
reverse manner from that described below in respect of a 
multiplexer. The system 10 may also include a space station 
20, which also transmits a plurality of digital channels over a 
65 transmission link 22 to the ground station. One advantage of 
the present invention is that the interface to the transmission 
links 14 and 22 are compatible, a feature not heretofore 
US 7,397,774 B1 
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known in the art. Thus, broadly speaking, while the structure and 50"'. Each of the channel controllers is preferably an 
described below is referred to as a downlink data multiplexer, erasable programmable logic device (EPLD). The channel 
the present invention may find application in many other data controllers, are polled in a round robin (or "fairest of them 
handling environments in which data is handled over a plu- all") fashion, feed data onto a main buss 52, in a statistical 
rality of channels simultaneously. 5 manner as described below. In this way, each of the channel 
In the operation of the system 10, various channels carry controllers has an opportunity to send data, each in its turn 
digital signals of the transmission links to the ground station through the round robin loop. 
18 in the form of data, voice, and video communications. The polling ofthe channel controllers for therelease of data 
These digital signals typically have quite different baudrates. is managed by a micro-controller 54. In a preferred embodi- 
In previous systems, while some channels may be underuti- i o  ment, the micro-controller has 255 slots allocated per cycle. 
lized, other channels may have to wait to transmit data The micro-controller allocates a certain number of slots to 
because too much data is assigned to a certain channel. The each channel controller each cycle, and the number of slots 
present invention is directed to solving this drawback in the varies with each cycle, depending on how full each of the 
art. channels is during that cycle, i.e., how many telemetry frames 
FIG. 2 depicts a block diagram of a presently preferred 15 worth of data each channel has. The requested number of 
embodiment of a data multiplexer 30 of the present invention. telemetry frames for transmission may be manually set with a 
Themultiplexer 30 includes an inputioutput (IiO) interface 32 rate selector 56. However, the multiplexer uses a statistical 
comprising four channels, although the architecture is allocation process, in that if one of the channels does not use 
expandable to more channels, for example sixteen channels. up its allocation, the remainder may be reallocated to another 
The channels are labeled channel 0, channel 1, channel 2, and 20 channel for that cycle. Also, if one channel requests more 
channel 3 in FIG. 2. Channels 0,1 ,  and 2 are CCSDS packet allocation than is available, that channel is blocked until its 
or bit stream interfaces, while channel three is an IEEE 1394 requested allocation is decreased. 
compatible interface. The acronym CCSDS refers to the Con- The micro-controller 54 orders "send data" commands 
sultative Committee for Space Data Systems, an international through a master input erasable programmable logic device 
consensus organization of space agencies that has developed 25 (EPLD) 58. The multiplexer 30 as shown in FIG. 2 provides 
standards for space-based telemetry data handling. 48 megabits of data per second, although other rates may be 
The IEEE 1394 standard, well known in the art, provides used. If the total data from the channels is less than the 
high-speed serial bus enhanced PC connectivity for electron- capacity of the multiplexer, then the EPLD 258 is ordered by 
ics audioivideo (AN)  appliances, storage peripherals, other the micro-controller 54 to send fill frames, to maintain the 
PCs, and portable devices. This standard defines the physical 30 communications link. 
layer and the data-link layer of the International Organization A status dualport memory 60 which retains status informa- 
for Standardization (ISO) model. The IEEE 1394 input tion of the platform on which the multiplexer resides, such as 
defines isochronous packets, conforming to IEC 61 883. IEC- for example temperature from a temperature sensor 62, clock 
61883 is a standard communications and control interface time from a realtime clock 64, and other status information. 
used by IEEE 1394 audio and video devices. In Windows 98 35 The data retained within the memory 60 is then included in 
SE, Windows 2000 and earlier operating systems, 61 883 the transmitted frames created by the master input EPLD 58. 
functionality was implemented as part of the Microsoft Digi- As previously described, the master input EPLD 58 directs 
tal Video (MSDV) camcorder driver, msdvsys. In Windows the data, either as bit stream mode or CCSDS packets from 
ME, Windows XP and later operating systems, 61883 func- channels 0,1,  and2, andIEEE 1394 datafromchannel3. This 
tionality has been moved to a separate driver dedicated to 40 data is directed in its proper turn to a Reed-Solomon Error 
61 883 support. Vendor-supplied IEC-61883 client drivers Detection, Error Correction (R-S EDEC) coding module 68, 
send requests to the system-supplied IEC-61883 protocol in a manner well known in the art. This error detection and 
driver (61883.sys), to communicate with their devices. In correction was first described in "Polynomial Codes over 
FIG. 2, channel 3 receives direct connection to video input Certain Finite Fields," by Irving S. Reed and Gustave 
devices, such as for example camcorders and the like. 45 Solomon, Journal of the Society for Industrial and Applied 
Channel 0 includes a fiber optic (FiO) receiver 34 to receive Mathematics, 1960. From the module 68, the data passes to 
signals into the multiplexer, and an FiO transmitter 36 to send another error detectiodcorrection module, depicted in FIG. 2 
digital signals back from the interface 32. Similarly, channel as a 64 deep frame interleaver 70. The interleaver 70 writes 
1 includes receiver 34' and transmitter 36', and channel 2 the Reed-Solomon code blocks, 256 bytes long, to a 64 deep 
includes receiver 34" and transmitter 36". The IEEE 1394 50 memory as rows, then reads the code blocks in single byte 
interface is labeled 38 in FIG. 2. columns. Thus, the interleaver scrambles code bits among 
The receivers 34 feed a transparent asynchronous xmitter multiple blocks so that they are not contiguous when trans- 
interface (TAXI) 40 and the receivers 34' and 34" feed TAXI mitted; as a result, any bursty errors caused by channel cor- 
interfaces 40' and 40". Similarly, the transmitters 36,36', and ruption or other causes are transformed, or spread out, into 
36" receive signals from TAXI transmitters 42, 42', and 42". 55 more R-S code blocks allowing longer bursts of errors to be 
Each of the transmitters 42, 42', and 42" provides a flow corrected after deinterleaving, in a manner known in the art. 
control function, in the event that its corresponding TAXI The data leaving the interleaver 70 next goes to a random- 
receiver exceeds the maximum flow rate for that channel. izer 72 in order to assure an adequate number of transitions 
However, channel 3 is not flow controlled, providing an input (zero to one or one to zero) to maintain the data link. Too 
to the system through a link layer controller 44. 60 many ones in a row, or too many zeros, will cause the com- 
The TAXI receivers 40,40', and 40" feeds data packets into munication link to cease to function. The randomizer 72 
buffers 46,46', and 46", respectively. The 46,46', and 46" as preferably uses a CCSDS randomizing code. The randomized 
preferably 128Kx9 first-idfirst-out (FIFO) memory buffers, data is then sent through a parallel to serial converter 74 for 
although other buffers may be effectively used. Similarly, the transmission. Data is serial sent through a set of 50Q drivers 
link layer controller 44 feeds digital data into a buffer 48. The 65 76, as well as a 48 MHz clock, to interface to the KU band 
reading out of data from the buffers 46,46', and 46" and 48 is interface for transmission of the data. Finally for FIG. 2, the 
controlled by its dedicatedchannel controller 50,50', and50", data flows to an output panel 80, including data and clock 
US 7,397,774 B1 
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jacks for front and rear payload (PIL) input and PIL output, so as the FIFO buffer 46 is read out with Master input address 
that the multiplexer 30 can accommodate coupling to other referring to the selected channel, shown in FIG. 3 as 
equipment and provides a bypass function to the Ku band MIADDR[3 . . . 01. 
For data input flow control, if the buffer 46 reaches half interface if required. 
full, HFULL 96 (Le. greater than 281 frames, assuming 233 
are illustrated, but may be expanded UP to 16 Channels in byte user data area in frames), then a buffer overflow BUF- 
increments of 4. Minimum overhead for the multiplexer is FOV 98 is sent to the TAXI transmitter 42, Ifthe buffer is y4 
((2561233)-1)1100=9.87%, which equates to approximately full on line 96, (i.e. greaterthan421 frames), thenDATSTP on 
43.6875 MbPs maximum throughput. Only comP1etePackets line 100, to pause the sending of data to the buffer 46. If the 
are sent for the CCSDS packets and IEEE 1394 packets. The 10 number offrame boundaries ~ M F R M R D Y  is greater than 
multiplexer sends either valid data or fill frames or frame fill 527 ((128~-8~)/233) ,  wait until TAXI RS, then disable 
(frame partially filled with fill data). The input rate is set by M~~ WR, activate Buffer ~ ~ 1 1  LED, Send RSTMEM, 
Priority: (1) upliked rate; (2) IEEE 1394 Packets Channel Memory will be reset when it is not being read.Al1 three flow 
when active; (3) 3.1 Front panel controls for ss rates, 3.2 control steps are undone when NUMFRMRDY drop below 
requested rate for STS for inputs with identification header 15 specified level that activated each one, 
in STS and no correct header requested rate. The demulti- CONFERR on a line 102, This is set when in the 
delivered to multiplexer. The CCSDS minimum packet length 2o via the sending device (encoder), It is also set when in ss 
mode, and too large of an allocation is being requested via is 233 bytes (one frame), maximum is 4096 bytes. 
includ- select switch on the multiplexer. First channel in order 0 to 15 
ing the flow control aspects ofthe invention for one channel of to total to go over 48 mPs receives CONFERR and is 
the CCSDS packet and bit ?dream O, 1, and 2. One disabled. This does not include channel 3, the IEEE 1394 
channel is shown, and the other channels are constructed and which retains the highest priority meaning that all 
in the Same way.As previously described, eachchan- 25 available 1394 packets are sent per each poll. A configuration 
ne1 includes a channel control EPLD 50, operatively coupled error also occurs in SS mode if the multiplexer switch and 
to a FIO transmitter 36, a TAXI transmitter 42, a FIO receiver sending device (encoder) requested rate differ or if sending 
In summary, for the Of 2, four 
coding which are requesting a rate; and (4) lowest rate when The channel control EPLD 50 may also issue a 
tion plexer at the ground restores the data to the format STS mode, and too large of an allocation is being requested 
depicts a diagram Of an input 
34, aTAXIreceiver40, andabuffer46. (Note-sS stands for device and multiplexer are not in agreement as to whether 
Space Station, STS stands for Space Transportation System STS or SS mode is being used, The configuration error con- 
(a.k.a. Space Shuttle) In the following discussion, ‘‘msb” 30 dition resets Mem (when not selected by master input EPLD), 
refers to most significant bit, and “lsb” refers to least signifi- 
cant bit. 
As defined in Table 1, the Channel Control EPLD 50 Pref- 
erably provides the following memory map: 
sets Multiplexer LED, and sends CONFERR code to encod- 
ers. In these cases, Multiplexer CONFERR LED and CON- 
FERR code is sent to sending device. FIFO MEM is reset and 
35 data flow is inhibited. After a MEM reset, input EPLD starts 
processing new packets checking the requested rate for STS 
and SS modes again from panel select for SS. When 
RQSTRATE (from encoders, or front panel for SS) has 
changed to be that required by front panel selections and 
7 7 4o requested rate can be accommodated, CONFERR is released 
6 6 and data is passed. The EPLD provides data, and the micro- 
processor determines CONFERR and sends to EPLD. 4 Payload: SS[6], STS[5] 4 
A reset memory, RSTMEM, is provided on line 104. This 
3 Numfrmrdylsb [7.  . . 01 3 resets memory and starts a new sequence after it has been 
45 detected that the 805 1 has read the RSTMEM location in the 
1 Front panel LED status[4 . . . 01 1 Uplink command [O] channel input EPLD 8051 50 memory space and MIEPLD is 
0 CONFSHG [3], RSTMEM[2], 0 RSTMEMRD[3], not reading channel and channel not locked by 805 1 (channel 
CHACTIVE [l], FRMRDY[O] CHLOCK[2], lock means 8051 has read number of frames ready and 
expects data to be available). MIEPLD finishes current packet 
MIRSTCH is sent from MIEPLD to Channel Input EPLD 
may operate in one to indicate MIEPLD has detected an error (packet count error, 
of two modes, bit streams Or Packets. In sending Packets of compares toggling Bit 9 to packet size loaded into MI EPLD) 
data, o d y  complete packets of data are sent. As shown in FIG. and is requesting 
3A, the term NUMFRMRDY refers to the number of frame 55 memory and start a new sequence. The MI EPLD sends 
boundaries crossed (modulo 233). Partial remaining frames, MIRSTCH if Bit 9 does not toggle at the Same tirne corre- 
resulting by Packets not being on exact frame boundaries, are sponding to the packet length count down in the MI EPLD 
read out by the master input EPLD based on the size ofthe indicating a bad packet. This bad packet will be completed up 
Packets. Further, Packet size may vary from233 to 4096. The to the packet length indicated and then MIEPLD will change 
NUMFRMRDY Count is not added to Until the Packet has 60 channels. The ground Demultiplexer will determine the bad 
been completely received, when operating in Packet modes. packet length count and throw out the packet rather than 
Returning to FIG. 3, data is transmitted from the TAXI relaying it to the ground depacketizer similar to how it 
receiver 40 over a DATA1 line 90. A set of lines, TAXI SR 92 handles fill packets and frames. Fill is produced by thevirtual 
and TAXI RS 94, determine the start and the end of a packet Channel Identifier (VCID) of Ox00 and the packet start loca- 
of data, respectively. However, these lines serve no function if 65 tion in the frame header. It the packet start location is the first 
data is transmitted in bit stream mode. NUMFRMRDY, a byte of the frame and the VCID=OxOO, the whole frame will 
register resident in the channel control EPLD, is decremented be a fill frame. 
TABLE 1 
8 Bytes Read 8 Bytes Write 
5 5 
Numfrmrdymsb [ l  . . . 01 
2 Frntpan[7. . . 51 (Encoded) 2 Uplinkrate[7 . . . 01 
Rqstrate[4. . . 01 
Reset Channel [l], 
CONFERR[O] 
50 if RSTMEM received during channel data transfer. 
The multiplexer, in Channels 
input EPLD to reset 
US 7,397,774 B1 
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Locating RQSTRATE-The RQSTRATE is located by the 
Channel Input EPLD for each packet that has a secondary 
header and APID of 00000000000 or 00000000001. As 
defined in Table 2, the RQSTRATE provides the map: 
TABLE 2 
5Bit 
4 3 2 1 0 Rate 
0 X X X X 
1 0 0 0 0 
1 0 0 0 1 
1 0 0 1 0 
1 0 0 1 1 
1 0 1 0 0 
1 0 1 0 1 
1 0 1 1 0 
1 0 1 1 1 
1 1 0 0 0 
1 1 0 0 1 
1 1 0 1 0 
1 1 0 1 1 
1 1 1 0 0 
1 1 1 0 1 
No request 
s s 3  
SS6 
ss12 
SS24 
STS3 
STS6 
STSl2 
STS24 
STS16 
STS2O 
STS28 
STS32 
STS36 
STS43 
Bit 9 of Channel Input FIFO-Bit 9 high during first byte 
of packet indicates packet boundary. This is used by Channel 
input EPLD to produce FRMRDY. FRMRDY is activated 
only after a complete packet has been received (in packet 
mode). Thus indicating if there are any packets ready or not. 
NUMFRMRDY [9 . . . 01 is added to after complete packet is 
received (packet mode), and is decremented as frames are 
read out. Used by Master Input EPLD to find packet size for 
CCSDS packets and to validate packets by comparing packet 
size (count down) to when Bit 9 toggles. The packet length is 
located and checked by the MI EPLD as compared to Bit 9 
toggling. When an error is detected, the signal MIRSTCH is 
sent to the selected channel for channel reset. [VCID bit 6=1 
indicates packets, bit 6=0 indicates bit stream.] 
CONFCHG occurs if the front panel rotary knob is 
changed, the RQSTRATE changes for CCSDS packet inputs, 
or if the channel changes its CHACTIVE status. RST- 
MEMRD-writing 1 resets CONFCHG to 0. 
Table 4, below, lists the various operating scenarios of the 
multiplexer of the present invention, in the absence of 
uplinked commands, for channels 0, 1, and 2. 
TABLE 3 
MUX Front 
Panel Settings Payload Action Taken 
STS 
STS 
STS 
STS 
ss 
ss 
ss 
ss 
SS accumulated 
rate > 48 
Channel request 
accumulation 
is less than 48 
Channel request 
accumulation 
is > 4 8  
No request 
SS from RQSTRATE 
STS from RQSTRATE 
Request # SS 
from RQSTRATE 
Request > SS 
from RQSTRATE 
No request 
Don't care 
Operate normally as requested 
Last channels polled causing 
the greater than 48 receive 
CONFERR and data is not 
passed 
Set to lowest rate 
CONFERR and data is not 
passed 
CONFERR and data is not 
passed 
Operate normally at requested 
CONFERR and data is not 
passed 
Set to front panel rate 
Last channels causing more 
than 48 get CONFERR 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55  
60 
65 
8 
TABLE 3-continued 
MUX Front 
Panel Settings Payload Action Taken 
Bit stream STS from RQSTRATE CONFERR and data is not 
Bit stream SS from RQSTRATE CONFERR and data is not 
Bit stream CH NIA Operate normally 
requested 
accumm <= 48 
Bit stream CH NIA CONFERR and data is not 
requested passed 
accumm > 48 
passed 
passed 
The table below lists the various operating scenarios ofthe 
multiplexer of the present invention with uplinked com- 
mands. 
TABLE 4 
Front 
Uplinked Panel Payload Action Taken 
Uplinked Rate STS Ignored Channel requested Operate normally at 
rate is # uplinked 
rate is > uplinked 
uplinked rate 
data not passed 
uplinked rate 
uplinked rate 
" Channel requested Channel receives 
CONFERR and 
data is not passed 
" No request Channel operates at 
uplinked rate 
Uplink Rate " Channel rate # Channel operates at 
Bitstream uplinked rate uplinked rate 
" Channel requested Send CONFERR 
" No request Channel operates at 
Uplinked Rate SS " Channel requested Operate normally at 
rate is # uplinked 
rate is > uplinked 
" Channel rate > Channel receives 
data is not passed 
uplinked rate CONFERR and 
FIG. 4 depicts a block diagram of the input channel control 
aspects of the invention for the channel 3, the IEEE 1394 
packet channel (FIG. 4). As previously described, channel 3 is 
not flow controlled, providing an input to the system through 
a link layer controller 44 from the 1394 physical interface 38. 
The link layer controller 44 is operatively coupled to the 
channel control logic 50"' and the buffer memory 48. 
As defined in Table 5 ,  the channel control EPLD 50"' 
preferably provides the following memory map: 
TABLE 5 
8 Bytes Read 8 Bytes Write 
7 
6 
5 
4 
3 
2 CHLOCKReadback[Z], 
ResetChReadback[l] 
1 Front panel LED status[2 . . . 01 
0 CONFSHG [3],RSTMEM[2], 
CHACTIVE [l], FRMRDY[O] 
7 
6 
5 
4 
3 
2 
1 
0 CHLOCK[2], 
Reset Channel [ l ]  
Just as with channels 0,1,  and 2, in sending packets of data 
in channel 3, only complete frames of data are sent. As shown 
in FIG. 4A, the term NUMFRMRDY refers to the number of 
frame boundaries crossed (modulo 233). Partial remaining 
frames, resulting by packets not being on exact frame bound- 
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aries, are read out by the Master input EPLD based on the size 
of the packets. Further, packet size may vary from 233 to 
4096. The NUMFRMRDY count is not added to until the 
FRMRDY is decremented as the FIFO MEM is read out with 
TABLE 7-continued 
Front 
packet is complete, when operating in packet modes. NUM- Uplinked Panel Payload Action Taken 
the master input address referring to the selected channel. The 
reset memory zeros the memory and starts a new sequence 
RSTMEM location in the channel input EPLD memory space 
Uplink command " 1394 Not Active Channel 3 is 
does not contain 
channel 3 
disabled if 
commanded to by 
uplink, allocates 
bandwidth to other 
channels 
after it has been detected that the EPLD 50 has read the 
and the master input EPLD is not reading the channel and the 
channel is not locked by the channel control EPLD. Channel FIG. 5 shows a block diagram of the data formatting por- lock the has read the number Of tion of the multiplexer. As previously described, the multi- 
input EPLD finishes the current packet if RSTMEM is 15 of which is shown in FIG, for simplicity, The CCSDS 
received during a channel data transfer. A signal on line 110, includes a buffer memory 46, and the IEEE 1394 
channel input EPLD to indicate that the master input EPLD memories 46 and 48 feed data onto a main bus 52 under the 
has detected an error, such as a Packet Count error, compares control of the multiplexer. The buffer 46 also includes a bit 9 
toggling Bit 9 to packet size loaded into the master input 2o toggle count 120 to signal the beginning of a packet, The 
EPLD) and is requesting channel input EPLD to reset channel toggle count 120 is coupled to the Channel EPLD 50 which is 
memory and start a new sequence. The master input EPLD further operatively coupled to the microcontroller 54 and the 
sends MIRSTCH if Bit 9 does not toggle at the same time master input EPLD 58. The circuit further includes a channel 
corresponding to the packet length count down in the master bus read driver 122 and a channel bus write driver 124 to 
input EPLD indicating a bad packet. This bad packet will be 25 synchronously carry the commands of the microcontroller 54 
completed up to the packet length indicated and then the and master input EPLD 58. Similarly, channel 3 includes a 
master input EPLD will change channels, ne ground demul- channel bus driver 126 and a channel bus receiver 128, which 
tiplexer will determine the bad packet length count and throw also communicate with the microcontroller 54 and master 
out the packet rather than relaying it to the ground depack- 3o input EPLD 58. 
etizer, in a manner similar to how it handles fill packets and 
frames. A fill is produced by theVCID of 0x00 and the packet 
start location in the frame header. If the packet start location 
is the first byte of the frame, the whole frame is a fill frame. 
frames ready and expects data to be The master plexer comprises three CCSDS channels 0,1,  and 2, only one 
labeled MIRSTCH, is sent from the master input EPLD to the channel, channel 3, includes a buffer memory 48, The buffer 
Sequence of Events 
FIGS. 6A and 6B illustrate the logic flow, or sequence of 
events, in the operation of the data formatting of FIG. 5. 
Initially, upon power up in step 600, the microcontroller 54 
Table 6 below lists the various operating scenarios ofthe 35 defaults to a VCID of Ox00 to produce fill frames, until 
Packet-filled frames are ready from channels 0, 1, 2, and 3. 
Further, the power up or initial channel allocation for all 
channels must be set to a default. CONFCHG 130 is set at 
power up in step 602 and any time a channel's requested rate 
MUX Front Panel The microcontroller 54 determines which channels are 
Settings Payload Action Taken active by way of CHACTIVE 132. It then determines the 
requested channel rates and builds an allocation table based NIA 1394 Active channel 3 given top priority, 
on these requests. The microcontroller 54 next determines the 
NIA 1394 Not Active Bit rate allocation divided 45 current channel's channel allocation based on, in priority 
order: 0. If Channel 3 (the IEEE 1394 channel) is active 
(channel 3 gets highest priority); 1. Uplinked rate; 2.1 
Selected rate from front panel (for Station settings or bit- 
50 (encoders identified by APID)) (other users may not be 
requesting a rate by way of CCSDS packet secondary 
header); 3. Lowest rate when front panel is selected for STS 
and no correct header requested rate, as described above in 
respect ofFIGS. 3 and4. Iftherequestedrate foreachchannel 
Uplinked Panel Payload Action Taken 55 can be accommodated, it is added to the allocation table, if 
not, configuration errors (CONFERRs, previously described) 
contains channel 3 are sent and the channel is blocked until it requests a rate that 
can be supported. 
multiplexer of the present invention, in the absence of 
uplinked commands, for channel 3. 
TABLE 6 
40 or type of service or active state has changed. 
all frames sent per poll. 
between other channels 
Table below lists the various operating scenarios of the 
multiplexer ofthe present invention with uplinked stream service)borb2.2 The requested rate (from encoder 
for channel 3. 
TABLE 7 
Front 
Uplink command Ignored 1394Active Channel operates at 
uplinked rate with 
channel 3 taking 
highest priority- 
Uplink command " 1394Active Channel 3 is 
does not contain disabled if 
channel 3 commanded to by 
uplink 
Uplink command " 1394 Not Active Channel 3 operates 
contains channel 3 at uplinked rate but 
allocates channel 
bandwidth to other 
channels 
In step 604, the microcontroller 54 then resets all channel 
60 buffers by way of RSTCH 136 from the microcontroller 54. 
There is a RSTMEM 134 from the channels to the microcon- 
troller 54 to tell that channel FIFOs are being reset. There is 
also a MIRSTCH 138 from the master input EPLD to the 
channel FIFOs to allow control over these memory buffers. 
Next, the microcontroller 54 verifies the current channel 
allocation in step 606 and by the sequence of steps to follow. 
It determines if configuration has changed in step 608 by way 
6 5  
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of CONFCHG 130. If configuration has changed, the micro- to be read by Master input EPLD, in last frame (complete or 
controller 54 determines ifthe channel is active in step 610 by partial) or next to last frame (complete frame) from this 
way of CHACTIVE 132. Ifnot active, it sends RSTMEM 134 packet (determined by PACKSIZE 148 (internal Master input 
and de-allocates this channel’s allocation from the allocation EPLD variable) and frame size), or doing fill frames). For the 
table, and once again determines if configuration has changed 5 VCID to change, the microcontroller 54 has to have also 
by returning to step 606. If configuration has changed, and the counted down to the last frame or next to last frame of this 
channel is active, then the microcontroller 54 determines the channel allocation by way of DECFRMRD 150 from the 
requested channel rate and builds an allocation table based on Master Input EPLD. This is required in addition to CHCH- 
the request, as previously described, in priority order. GOK to allow the microcontroller 54 to determine the number 
Whether the requested rate can be accommodated or not, i o  of packet filled frames to send by way of the statistical algo- 
RSTMEM 140 is sent to clear current channel buffer to start rithm. The VCID remains the same otherwise. If the micro- 
new data gathering and to prevent buffer overflow. controller 54 receives CHCHGOK and has determined that 
Next, the microcontroller 54 chooses a channel by polling there are no more frames available, the VCID goes to 0x00. 
for indications on FRMRDY 138 from each channel in The Master Input EPLD produces frame fill to finish off the 
sequence to find which channel has data in step 612. The 15 current frame and produces fill frames until frames are avail- 
sequence will be the channels in order, 0 to 3 (or 0 to 15). The able again. It will be common for the first header pointer to 
FRMRDY signal is one of several signals that all channels point to the start of fill data in the middle of a frame. The 
have in common which are activated (read by microcontroller corresponding VCID for that frame will be 0x00. 
54) when the microcontroller 54 addresses each specific With this background in mind, the handshaking will be as 
channel. FRMRDY active means that at least one complete 20 illustrated, with reference also to FIG. 5A. The minimum 
packet and one complete frame has been received. packet size is 233 bytes to ensure a frame boundary is always 
Next, in step 614, microcontroller 54 determines the num- crossed for eachpacket. Maximum packet size is 4096 bytes. 
ber of frames to be sent for the current channel. The number In a signal exchange scenario, at powerup, VCID=O. The 
of frames to be sent for the current channel are determined by: microcontroller 54 polls the various channels using CHAC- 
number of frames ready (decremented after each frame com- 25 TIVE to determine if channel is active or not. Channel bitrate 
pletely read, added to only after completed packets received); allocation is determined, allocation table produced, CON- 
and previous over run of channel allocation from last time FERRSs sent as required. Channel receiving CONFERR is 
channel was polled. The microcontroller 54 in step 616 then blocked by the microcontroller 54 until acceptable channel 
provides VCID to the master input EPLD 58. The VCID is allocation is indicated. Next, all input buffers are reset by 
made available to the Master Input EPLD for inclusion into 30 RSTMEM. The microcontroller 54 verifies current channel 
the frame header. Next, CHCHGACK 142 is sent from micro- settings using CONFCHG. If no change, the microcontroller 
controller 54 to the master input EPLD. 54 proceeds to determine the number of frames to be sent. If 
In step 618, a data boundary pointer (first header pointer) is change and channel not active, RSTMEM, the microcontrol- 
produced by the master input EPLD. During frame header ler 54 proceeds to verify current channel allocation. If change 
creation, the Master Input EPLD determines the Data Bound- 35 and channel active, ifnot supportable, RSTMEM, thenverify 
ary Pointer value, based on the remaining packet data size for current channel allocation. If supportable, RSTMEM, pro- 
the upcoming frame. A first header pointer is sent for every ceed to determine number of frames to be sent. 
PacketwhetherVCIDchanges0rnot.A first header Pointer of The microcontroller 54 then selects a channel by way of 
0X00=lst byte of frame is first byte of new Packet. A first FRMRDY and determines number of frames to be sent. The 
header pointer of OxFF=No new packet header in this frame. 40 VCID from the microcontro~~er 54 is sent to the master input 
The microcontroller 54 then reads channel data in step 620 EPLD and CHCHGACK is sent, Next, the master input 
by way of MIPKDATARD 144. The miC~ocontroller 54 EPLD creates master input ADDR from VCID. The micro- 
allows channel change in step 622 if channel allocation com- controller 54 reads (MIPKDATARD) 
PletebY sending CXKHGOK 146 from Master input EPLDto at frame location indicated by first header pointer. The master 
the microcontroller 54. If the microcontroller 54 determines 45 input EPLD sends DECFRMRD at end ofeach frame (at 
that the Current Channel is not complete, then the VCID of R-S parity time). It allows channel change at end of pack- 
remains the same. The process continues with the microcon- e t sxHCHGOK,  If the microcontro~~er 54 determines that 
troller 54 Providing VCID to the master input EPLD in step current channel is not complete, VCID remains the same. It 
616 as previously described. If the microcontroller 54 deter- then returns to send theVCID from the microcontro~~er 54 to 
mines that Current Channel is complete, then it returns to 50 the master input EPLD. If the microcontroller 54 determines 
verifying the Current Channel allocation in step 606. This that current channel is complete, it returns to verify current 
completes the data formatting operation. channel settings. 
The CHCHGOK 146 signal is first generated by being in 
last or next to last frame. CHCHGACK 142 comes back from various Data h -ma t  Processes 
the microcontroller 54 to verify the signal was received and 55 For CCSDS packet channels, packet size is loaded into 
the new VCID has been determined. The VCID may be the Master input EPLD and decremented until less than the frame 
same if allocation not used. This resets CHCHGOK 146. data size x2, then Master input EPLD sends CHCHGOK. 
After a new packet has started to be received by the Master CHCHGOK activated (after new packet start or fill frame, and 
Input EPLD, the CHCHGOK can activate any time it deter- last or next to last frame) to indicate ok for the microcontroller 
mines that it is the last or next to last frame. This allows for 60 54 to change channels. The microcontroller 54 determines 
frame fill in a frame after the end of a packet. The frame fill is whether to keep current VCID or search for next channel 
thrown out in the demultiplexer at the ground station detected based on Number of Frames ready (NUMFRMRDY) 
by a VCID of 0x00. The frame fill is not sent to any received at beginning of this cycle’s current channel time and 
tiplexer channel. Operation of the demultiplexer is described channel allocation for this channel. CHCHGACK sent when 
in more detail below. 
The Master Input EPLD allows the channel change For Bit Stream channels, CHCHGACK sent as normal 
(CHCHGOK) (CHCHGOK produced by: packet has started when Bit Stream Channel is selected. CHCHGOK is asserted 
FIFO 
6 5  VCID is ready for Master input EPLD. 
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early into the Bit Stream downlink time period by Master Input EPLD to produce FRMRDY by incrementing for 
input EPLD. The number of frames ready is loaded into the each incoming packet and decrementing for each out 
microcontroller 54 and decremented until less than the frame going packet. Thus being able to indicate if there are any 
data size x l  . New channel determined by the microcontroller packets ready ornot. Used by Master Input EPLD to find 
54 and CHCHGACK sent. packet size for CCSDS packets and to validate packets 
For the 1394 channel (channel 3), the master input EPLD by comparing packet size (count down) to when Bit 9 
loads a frame ready number into its packet counter and dec- toggles. 
rements this packet counter as in the CCSDS packet case. In summary, only one VCID channel change per frame is 
CHCHGOK is set for the same case as CCSDS packets. This allowed. Frame fill may be created from aVCID of 0x00. The 
process is repeated until the 1394 FRMRDY signal is no i o  allocation given to each channel is produced by allowing 0 to 
longer active indicating the last 1394 packet is being pro- 255 frames per poll per channel. (O=no allocation for this 
cessed. All 1394 data that is available (complete frames) are channel). The encoder or other input source can request a rate 
sent when this channel is selected. Data is continued to be sent if they produce an APID for a source that does rate selection/ 
until channel indicates frames are no longer ready (meaning request. The 5 bit number is used with a lookup table in the 
1394 packets no longer available). The microcontroller 54 15 microcontroller to determine the rate. For example: 10101 (6 
determines new channel and sends CHCHGACK. Mbps) translates to 6/48*255=31.875=>32 frames per poll, 
Simultaneously in addition to operation described above, (Not counting. framing overhead). The microcontroller adds 
the channel EPLD resets FIFOs when FIFOs have under- up all rates and makes sure they don’t exceed 255 total. 
flowed or overflowed and channel is not locked by the micro- CONFERR is used to facilitate this action. 
controller 54 (means channel is being read). The signal RST- 20 The ground based demultiplexer starts new packets based 
MEM is sent to Master input EPLD to start sending frame fill on Data Boundary Pointer (First Header Pointer) in frame 
and fill frames and to the microcontroller 54 to initiate a new header. It ends packets based on packet size located in packet 
polling of channels. This action resets the FIFOs and starts a header. Partial frame with frame fill will not pass frame fill to 
new search for channels with available data. A channel is not any channel. Amount of data transferred to each output chan- 
reset while locked; it waits until unlocked to reset. 25 nel is based on packet sizes indicated in packet header. Only 
For fill frame cases, a packet ends right at frame boundary. passes the length of data specified. Fill frame data after that 
If VCID=OxOO, a fill frame is produced. If a packet ends point is discarded. The demultiplexer throws out frame fill 
before frame boundary, and if VCID=0x00, then frame fill and fill frames, and buffers up complete packet prior to send- 
finishes off the frame. ing to user to allow for packet dropping if a frame error is 
5 
The following descriptions refer to the various signal lines 30 detected in the middle of the received packet. 
shown in FIG. 5. The principles, preferred embodiment, and mode of opera- 
tion of the present invention have been described in the fore- 
going specification. This invention is not to be construed as 
limited to the particular forms disclosed, since these are 
35 regarded as illustrative rather than restrictive. Moreover, 
variations and changes may be made by those skilled in the art 
without departing from the spirit of the invention. 
CHACTIVE-Channel is currently active. 
CHCHGACK-Acknowledgment of CHCHGOK signal. 
Sent after CHCHGOK accepted. Means correctVCID is 
being supplied by 8051 to Master input EPLD. 
C H C H G O K 4 k  to search for next VCID, occurs at end of 
packet read by Master input EPHD. CHLOCK-Signal 
from 8051 to Input Channel, means channel is being 
read do not flush buffer. We claim: 
CONFCHG-Channel’s configuration has changed (e,g, 40 1. Amethod of multiplexing data onto a common bus from 
requested rate, active or not, format (STS vs, SS, a Plurali@ Of data comprising the steps Of: 
CCSDS vs. bitstream)). 
DECFRMRD-Activated at beginning of R-S parity time 
by Master input EPLD at the end of each frame. Quali- 
fied in 805 1 by determining if on last or next to last frame 45 
from current channel allocation. 
frame. 
boundaries crossed). MIPKDATARD-Master input 50 
common read signal to all channels. 
MIRSTCH-Sent from MIEPLD to channel when packet 
boundary error has been detected. Uses bit 9 to detect. 
RQSTRATE-5 bits. MSB indicates if rate being 
requested based on APID. If bit 4 is 1, the packet source 55 
is requesting a rate. If bit 4 is a 0 it is not. 
RSTCH-From 805 1 to channel. Clears bufferiFIF0 & 
starts new acquisition. Activated when channel configu- 
ration being changed. 
RSTMEM-Signal from channel to 8051 & MIEPLD. 60 
Indicates memory being reset due to buffer overflows, 
detected protocol errors, etc. Cleared by 805 1 reading. 
VCID-Identifies channel to be semicedistarted in next 
frame by way ofVCID field in frame header and start of 
Bit 9 of Channel Input FIFO-Bit 9 high for first byte of 
packet. Indicates packet boundary. Used by Channel 
FRMRDY---Complete packets and enough for at least one 
NUMFRMRDY-Number of frames ready (Frame 
packet by First Header Pointer. 6 5  
- 
a. first allocating a predetermined number of data frames to 
each of the plurality of data channels for access to the 
bus; 
b. polling the plurality of data channels in turn for access to 
the bus, thereby defining a polling cycle; 
c. determining which of the plurality of data channels is 
active and nonactive, for each polling cycle; 
d. determining a requested allocation of data frames from 
each active plurality of data channels based on a prede- 
termined priority order, for each polling cycle; 
e. comparing the requested allocation of data frames for 
each active plurality of data channels and the total num- 
ber of allocated data frames, for each polling cycle; 
f. determining if each of the active channel’s requested 
allocation of data frames can be accommodated based 
on a statistical analysis ofthe results from the comparing 
step during the current polling cycle and the predeter- 
mined priority order, wherein the determining step iden- 
tifies any data frames that can be reallocated from any 
nonactive data channel; 
g. for each polling cycle, if there are any nonaccommo- 
dated active channels, wherein a nonaccommodated 
active channel is an active channel wherein its requested 
allocation of data frames cannot be accommodated, and 
there are data frames that can be reallocated from any 
nonactive data channel, reallocating any unused data 
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frames amongst any nonaccommodated active channels 
based on a statistical analysis and the predetermined 
priority order. 
2. The method of claim 1, wherein the plurality of data 
channels comprises a plurality of channels of a first data type 
and a parallel channel of a second data type. 
3. The method of claim 2, wherein the second data type 
comprises video and audio data packets. 
4. The method of claim 2, wherein the first data type com- 
prises CCSDS data packets or bit stream service, the second 
data type comprises IEEE 1394 video data packets, and fur- 
ther comprising the step of providing a higher priority on the 
common bus to the second data type than to the first data type, 
wherein CCSDS packets vary in size from 233 to 4096 bytes. 
5. The method of claim 2, further comprising the step of 
retaining data packets of the second data type in the parallel 
channel’s respective buffer. 
6. The method of claim 1, wherein the plurality of data 
channels is comprised of a plurality of channels of the first 
data type anda parallel channel of a second data type, wherein 
the step of determining a requested allocation is comprised 
O f  
determining a requested allocation for each of the plurality 
determining a requested allocation for the parallel channel; 
providing a plurality of buffers operably connected to the 
common bus and a plurality of channel controllers, 
wherein each of the plurality of channel controllers is 
operably connected to a respective buffer from the plu- 
rality of buffers, wherein the each of the plurality of 
channel controllers is operably connected to a respective 
data channel from the plurality of data channels, wherein 
each of the plurality of channel controllers are in two- 
way communication with each of the respective buffer 
and data channel and controls the flow of data between 
the respective data channel and buffer; 
providing a receiver and a transmitter for each of the plu- 
rality of data channels; 
providing a TAXI receiver for each of the plurality of data 
channels, wherein each TAXI receiver is operably con- 
nected to a respective receiver for each of the plurality of 
data channels; 
providing a TAXI transmitter for each of the plurality of 
data channels, wherein each TAXI transmitter is oper- 
ably connected to a respective transmitter for each of the 
plurality of data channels; 
for each polling cycle, ensuring, through appropriate first 
commands, that the parallel channel achieves its entire 
requested allocation for each of the polling cycles by 
granting the parallel channel the highest priority in the 
predetermined priority order; and 
for each polling cycle, controlling the flow of data for each 
of the plurality of channels of the first data type com- 
prising the following steps: 
for each of the plurality of buffers, if a buffer reaches a 
first predetermined data frame fullness level, ensuring 
through a second command sent from the buffer to the 
respective channel controller that the respective chan- 
nel controller pauses the flow of data from the respec- 
tive channel controller to the respective buffer; 
for each of the plurality of buffers, if a buffer reaches a 
second predetermined data frame fullness level, 
ensuring through a third command that the respective 
channel controller resets the memory of the respective 
buffer; 
of channels of the first data type; 
and further comprising the steps of 
16 
ensuring through a fourth command that if a buffer 
reaches a third predetermined data frame fullness 
level and the respective channel controller has been 
either paused or its memory reset, the flow of data to 
7. A method of multiplexing data onto a common bus from 
a plurality of data channels, comprising the steps of 
providing a digital data multiplexer comprising: 
5 the buffer is opened. 
the common bus; 
an output serial data interface operatively coupled to 
receive data from the common bus and having a pre- 
determined bandwidth; 
a plurality of channels of a first data type operatively 
coupled to provide data to the common bus, wherein 
each of the plurality of channels is comprised of a 
dedicated channel controller capable of receiving 
commands and controlling data flow; 
a parallel channel of a second data type operatively 
coupled to provide data to the common bus; and 
a microcontroller capable of controlling access of the 
plurality of channels and the parallel channel to the 
common bus in accordance to the predetermined 
bandwidth on a statistical basis for a plurality of poll- 
ing cycles; 
allocating a predetermined number of frames for each of 
the dedicated channel controllers for each polling cycle, 
wherein the allocation is performed by the microcontrol- 
ler; 
10 
15 
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3o polling the plurality of dedicated channel controllers; 
determining which of the plurality of channels is active; 
determining a requested allocation of frames for each 
active plurality of channels; 
determining if each of the active channels’ requested allo- 
cation of frames can be accommodated comprising the 
steps of 
comparing the predetermined number of allocated 
frames and the requested allocation of frames; 
determining how many available frames each of the 
plurality of channels has during the current cycle; and 
reallocating any available frames amongst the plurality of 
channels using a statistical allocation process and a pre- 
determined priority order, wherein the step of reallocat- 
ing is performed by both the microcontroller via com- 
mands and the plurality of channel controllers. 
8. The method of claim 7, wherein the first data type com- 
prises CCSDS data packets or bit stream interface, wherein 
CCSDS data packets vary in size from 233 to 4096 bytes. 
9. The method of claim 7, wherein the second data type 
10. The method of claim 7, wherein: 
the first data type comprises CCSDS data packets or bit 
stream service; 
the second data type comprises IEEE 1394 video and audio 
data packets; and 
the microcontroller provides a higher priority on the com- 
mon bus to the second data type as opposed to the first 
data type. 
11. The method of claim 7, wherein the microcontroller 
provides access for the plurality of channels and the parallel 
channel to the common bus in the plurality of polling cycles, 
and wherein the period of time for access to the common bus 
for the plurality of channels and the parallel channel varies 
12. The method of claim 11, further comprising a buffer 
35 
40 
45 
50 comprises video and audio data packets. 
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6 5  with each polling cycle. 
memory retaining data packets of the second data type. 
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13. The method of claim 12, wherein the buffer memory 
retaining data packets of the second data type is read out onto 
the data bus during each polling cycle. 
14. The method of claim 7, wherein the digital data multi- 
plexer further comprises a master input logic device operably 
coupled between the microcontroller and the common bus. 
15. The method of claim 14, wherein the microcontroller 
operates asynchronously with the data bus and the master 
input logic device operates synchronously with the common 
bus. 
16. The method of claim 15, further comprising the step of 
transmitting status information of the digital data multiplexer 
and the incoming multiplexed data sources. 
17. The method of claim 16, wherein the digital data mul- 
tiplexer is capable of transmitting IEEE 1394, IEC 61883 
packets over large distances such as using a satellite link. 
18 
18. The method of claim 7, further comprising the steps of: 
determining a parallel channel requested allocation for the 
parallel channel for each polling cycle; and 
ensuring that the parallel channel achieves the parallel 
channel requested allocation for each of the plurality of 
polling cycles by granting the parallel channel the high- 
est priority in the predetermined priority order. 
19. The method of claim 7, further comprising the step of: 
blocking transmission from at least one plurality of chan- 
nels if the reallocating step is unable to reallocate any 
available frames for the at least one plurality of channels. 
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